Digital Phase Locked Loop Induction Motor Speed Controller: Design and Experiments

نویسندگان

  • Mouna BEN HAMED
  • Lassaad SBITA
چکیده

Phase locked loop (PLL) is a technique which has contributed significantly toward the technology advancement in communication and motor servo control systems. Inventions in PLL schemes combining with novel integrated circuit have made PLL devices important system components. The development of better modular PLL integrated circuit is continuing. As a result, it is expected that it will contribute to improvement in performance and reliability for communication and servo control systems. In this paper, the study of the speed control of induction motor (IM) drives using digital phase locked loop (DPLL) is discussed. A novel scalar law which compensates the slip frequency loop calculation is proposed. The overall investigated system is tested using a 1Kw IM. Different speed trajectories are considered covering the realistic operating range. The PLL IM drives controller is implemented all around the most popular integrated circuits 4046 PLL. Experimental results are presented to show the performance of the investigated control system.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Adaptive Backstepping Controller Design and Implementation for a Matrix-converter-based Im Drive System

A systematic controller design and implementation for a matrix-converter-based induction motor drive system is proposed. A nonlinear adaptive backstepping controller is proposed to improve the speed and position responses of the induction motor system. By using the proposed adaptive backstepping controller, the system can track a time-varying speed command and a time-varying position command we...

متن کامل

A FPGA IMPLEMENTATION OF A PHASE LOCKED LOOP FOR DC MOTOR CONTROL BY BOGDAN ALECSA and ALEXANDRU ONEA

The paper proposes a way of implementing a phase locked loop (PLL) motor speed controller. The main emphasis is on the FPGA implementation of the digital PLL. The closed loop sensing element is an optical tachometer, which outputs an impulse train with a frequency proportional to the motor rotational speed. This impulse train will be synchronized by the PLL to a reference impulse train of a giv...

متن کامل

A Digital Phase Locked Loop Speed Control of Three Phase Induction Motor Drive: Performances Analysis

This paper deals with performance analysis and implementation of a three phase inverter fed induction motor (IM) drive system. The closed loop control scheme of the drive utilizes the Digital Phase Locked Loop (DPLL). The DPLL is safely implemented all around the well known integrated circuit DPLL 4046. An experimental verification is carried out on one kw scalar controlled IM system drives for...

متن کامل

Low Settling Time All Digital DLL For VHF Application

Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...

متن کامل

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012